M-Labs/riscv-formal-nmigen
6
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity
A port of [riscv-formal](https://github.com/SymbioticEDA/riscv-formal) to nMigen
86 Commits 1 Branch 0 Tags 683 KiB
Python 99.4%
Nix 0.6%
a84b6d50b8
Go to file
Donald Sebastian Leung a84b6d50b8 Add UJ-type instruction format
2020-07-30 13:15:17 +08:00
checks Add rvfi_unique_check 2020-07-29 17:05:34 +08:00
insns Add UJ-type instruction format 2020-07-30 13:15:17 +08:00
LICENSE Copy license from source 2020-07-14 10:42:06 +08:00
README.md Update README.md 2020-07-22 16:44:46 +08:00

README.md

riscv-formal-nmigen

A port of riscv-formal to nMigen

Dependencies

Build

TODO

Support

The full RISC-V specification is hundreds of pages long including numerous possible extensions, some of which are still under active development at the time of writing. Therefore, this project does not aim to formalize the entire specification, but only the core parts of the specification, namely RV32I (except FENCE, ECALL and EBREAK) and perhaps RV32IM. Support for other extensions of the RISC-V specification may be added in the future.

License

See LICENSE