A port of [riscv-formal](https://github.com/SymbioticEDA/riscv-formal) to nMigen
dsleung
1d315b4735
Merging since the current state of `insns/` is a clear improvement over the previous state in terms of maintainability and code duplication, though further refactoring is required which will happen in the next pull request. |
||
---|---|---|
checks | ||
insns | ||
LICENSE | ||
README.md |
README.md
riscv-formal-nmigen
A port of riscv-formal to nMigen
Dependencies
Build
TODO
Scope
The full RISC-V specification is hundreds of pages long including numerous possible extensions, some of which are still under active development at the time of writing. Therefore, this project does not aim to formalize the entire specification, but only the core parts of the specification, namely RV32I (except FENCE, ECALL and EBREAK) and perhaps RV32IM. Support for other extensions of the RISC-V specification may be added in the future.
License
See LICENSE