Rename module names to follow PEP8
This commit is contained in:
parent
4d211bb24a
commit
f358e0679a
|
@ -1,4 +1,4 @@
|
||||||
from InsnRV32IRType import *
|
from insn_rv32i_r_type import *
|
||||||
|
|
||||||
"""
|
"""
|
||||||
ADD instruction
|
ADD instruction
|
|
@ -1,4 +1,4 @@
|
||||||
from InsnRV32IITypeArith import *
|
from insn_rv32i_i_type_arith import *
|
||||||
|
|
||||||
"""
|
"""
|
||||||
ADDI instruction
|
ADDI instruction
|
|
@ -1,4 +1,4 @@
|
||||||
from InsnRV32IRType import *
|
from insn_rv32i_r_type import *
|
||||||
|
|
||||||
"""
|
"""
|
||||||
AND instruction
|
AND instruction
|
|
@ -1,4 +1,4 @@
|
||||||
from InsnRV32IITypeArith import *
|
from insn_rv32i_i_type_arith import *
|
||||||
|
|
||||||
"""
|
"""
|
||||||
ANDI instruction
|
ANDI instruction
|
|
@ -1,4 +1,4 @@
|
||||||
from InsnRV32IUType import *
|
from insn_rv32i_u_type import *
|
||||||
|
|
||||||
"""
|
"""
|
||||||
AUIPC instruction
|
AUIPC instruction
|
|
@ -1,4 +1,4 @@
|
||||||
from InsnRV32ISBType import *
|
from insn_rv32i_sb_type import *
|
||||||
|
|
||||||
"""
|
"""
|
||||||
BEQ instruction
|
BEQ instruction
|
|
@ -1,4 +1,4 @@
|
||||||
from InsnRV32ISBType import *
|
from insn_rv32i_sb_type import *
|
||||||
|
|
||||||
"""
|
"""
|
||||||
BGE instruction
|
BGE instruction
|
|
@ -1,4 +1,4 @@
|
||||||
from InsnRV32ISBType import *
|
from insn_rv32i_sb_type import *
|
||||||
|
|
||||||
"""
|
"""
|
||||||
BGEU instruction
|
BGEU instruction
|
|
@ -1,4 +1,4 @@
|
||||||
from InsnRV32ISBType import *
|
from insn_rv32i_sb_type import *
|
||||||
|
|
||||||
"""
|
"""
|
||||||
BLT instruction
|
BLT instruction
|
|
@ -1,4 +1,4 @@
|
||||||
from InsnRV32ISBType import *
|
from insn_rv32i_sb_type import *
|
||||||
|
|
||||||
"""
|
"""
|
||||||
BLTU instruction
|
BLTU instruction
|
|
@ -1,4 +1,4 @@
|
||||||
from InsnRV32ISBType import *
|
from insn_rv32i_sb_type import *
|
||||||
|
|
||||||
"""
|
"""
|
||||||
BNE instruction
|
BNE instruction
|
|
@ -1,4 +1,4 @@
|
||||||
from Insn import *
|
from insn import *
|
||||||
|
|
||||||
"""
|
"""
|
||||||
JAL instruction
|
JAL instruction
|
|
@ -1,4 +1,4 @@
|
||||||
from InsnRV32IIType import *
|
from insn_rv32i_i_type import *
|
||||||
|
|
||||||
"""
|
"""
|
||||||
JALR instruction
|
JALR instruction
|
|
@ -1,4 +1,4 @@
|
||||||
from InsnRV32IITypeLoad import *
|
from insn_rv32i_i_type_load import *
|
||||||
|
|
||||||
"""
|
"""
|
||||||
LB instruction
|
LB instruction
|
|
@ -1,4 +1,4 @@
|
||||||
from InsnRV32IITypeLoad import *
|
from insn_rv32i_i_type_load import *
|
||||||
|
|
||||||
"""
|
"""
|
||||||
LBU instruction
|
LBU instruction
|
|
@ -1,4 +1,4 @@
|
||||||
from InsnRV32IITypeLoad import *
|
from insn_rv32i_i_type_load import *
|
||||||
|
|
||||||
"""
|
"""
|
||||||
LH instruction
|
LH instruction
|
|
@ -1,4 +1,4 @@
|
||||||
from InsnRV32IITypeLoad import *
|
from insn_rv32i_i_type_load import *
|
||||||
|
|
||||||
"""
|
"""
|
||||||
LHU instruction
|
LHU instruction
|
|
@ -1,4 +1,4 @@
|
||||||
from InsnRV32IUType import *
|
from insn_rv32i_u_type import *
|
||||||
|
|
||||||
"""
|
"""
|
||||||
LUI instruction
|
LUI instruction
|
|
@ -1,4 +1,4 @@
|
||||||
from InsnRV32IITypeLoad import *
|
from insn_rv32i_i_type_load import *
|
||||||
|
|
||||||
"""
|
"""
|
||||||
LW instruction
|
LW instruction
|
|
@ -1,4 +1,4 @@
|
||||||
from InsnRV32IRType import *
|
from insn_rv32i_r_type import *
|
||||||
|
|
||||||
"""
|
"""
|
||||||
OR instruction
|
OR instruction
|
|
@ -1,4 +1,4 @@
|
||||||
from InsnRV32IITypeArith import *
|
from insn_rv32i_i_type_arith import *
|
||||||
|
|
||||||
"""
|
"""
|
||||||
ORI instruction
|
ORI instruction
|
|
@ -1,4 +1,4 @@
|
||||||
from Insn import *
|
from insn import *
|
||||||
|
|
||||||
"""
|
"""
|
||||||
RV32I I-Type Instruction
|
RV32I I-Type Instruction
|
|
@ -1,4 +1,4 @@
|
||||||
from InsnRV32IIType import *
|
from insn_rv32i_i_type import *
|
||||||
|
|
||||||
"""
|
"""
|
||||||
RV32I I-Type Instruction (Arithmetic Variation)
|
RV32I I-Type Instruction (Arithmetic Variation)
|
|
@ -1,4 +1,4 @@
|
||||||
from InsnRV32IIType import *
|
from insn_rv32i_i_type import *
|
||||||
|
|
||||||
"""
|
"""
|
||||||
RV32I I-Type Instruction (Load Variation)
|
RV32I I-Type Instruction (Load Variation)
|
|
@ -1,4 +1,4 @@
|
||||||
from Insn import *
|
from insn import *
|
||||||
|
|
||||||
"""
|
"""
|
||||||
RV32I I-Type Instruction (Shift Variation)
|
RV32I I-Type Instruction (Shift Variation)
|
|
@ -1,4 +1,4 @@
|
||||||
from Insn import *
|
from insn import *
|
||||||
|
|
||||||
"""
|
"""
|
||||||
RV32I R-Type Instruction
|
RV32I R-Type Instruction
|
|
@ -1,4 +1,4 @@
|
||||||
from Insn import *
|
from insn import *
|
||||||
|
|
||||||
"""
|
"""
|
||||||
RV32I S-Type Instruction
|
RV32I S-Type Instruction
|
|
@ -1,4 +1,4 @@
|
||||||
from Insn import *
|
from insn import *
|
||||||
|
|
||||||
"""
|
"""
|
||||||
RV32I SB-Type Instruction
|
RV32I SB-Type Instruction
|
|
@ -1,4 +1,4 @@
|
||||||
from Insn import *
|
from insn import *
|
||||||
|
|
||||||
"""
|
"""
|
||||||
RV32I U-Type Instruction
|
RV32I U-Type Instruction
|
|
@ -1,4 +1,4 @@
|
||||||
from InsnRV32ISType import *
|
from insn_rv32i_s_type import *
|
||||||
|
|
||||||
"""
|
"""
|
||||||
SB instruction
|
SB instruction
|
|
@ -1,4 +1,4 @@
|
||||||
from InsnRV32ISType import *
|
from insn_rv32i_s_type import *
|
||||||
|
|
||||||
"""
|
"""
|
||||||
SH instruction
|
SH instruction
|
|
@ -1,4 +1,4 @@
|
||||||
from InsnRV32IRType import *
|
from insn_rv32i_r_type import *
|
||||||
|
|
||||||
"""
|
"""
|
||||||
SLL instruction
|
SLL instruction
|
|
@ -1,4 +1,4 @@
|
||||||
from InsnRV32IITypeShift import *
|
from insn_rv32i_i_type_shift import *
|
||||||
|
|
||||||
"""
|
"""
|
||||||
SLLI instruction
|
SLLI instruction
|
|
@ -1,4 +1,4 @@
|
||||||
from InsnRV32IRType import *
|
from insn_rv32i_r_type import *
|
||||||
|
|
||||||
"""
|
"""
|
||||||
SLT instruction
|
SLT instruction
|
|
@ -1,4 +1,4 @@
|
||||||
from InsnRV32IITypeArith import *
|
from insn_rv32i_i_type_arith import *
|
||||||
|
|
||||||
"""
|
"""
|
||||||
SLTI instruction
|
SLTI instruction
|
|
@ -1,4 +1,4 @@
|
||||||
from InsnRV32IITypeArith import *
|
from insn_rv32i_i_type_arith import *
|
||||||
|
|
||||||
"""
|
"""
|
||||||
SLTIU instruction
|
SLTIU instruction
|
|
@ -1,4 +1,4 @@
|
||||||
from InsnRV32IRType import *
|
from insn_rv32i_r_type import *
|
||||||
|
|
||||||
"""
|
"""
|
||||||
SLTU instruction
|
SLTU instruction
|
|
@ -1,4 +1,4 @@
|
||||||
from InsnRV32IRType import *
|
from insn_rv32i_r_type import *
|
||||||
|
|
||||||
"""
|
"""
|
||||||
SRA instruction
|
SRA instruction
|
|
@ -1,4 +1,4 @@
|
||||||
from InsnRV32IITypeShift import *
|
from insn_rv32i_i_type_shift import *
|
||||||
|
|
||||||
"""
|
"""
|
||||||
SRAI instruction
|
SRAI instruction
|
|
@ -1,4 +1,4 @@
|
||||||
from InsnRV32IRType import *
|
from insn_rv32i_r_type import *
|
||||||
|
|
||||||
"""
|
"""
|
||||||
SRL instruction
|
SRL instruction
|
|
@ -1,4 +1,4 @@
|
||||||
from InsnRV32IITypeShift import *
|
from insn_rv32i_i_type_shift import *
|
||||||
|
|
||||||
"""
|
"""
|
||||||
SRLI instruction
|
SRLI instruction
|
|
@ -1,4 +1,4 @@
|
||||||
from InsnRV32IRType import *
|
from insn_rv32i_r_type import *
|
||||||
|
|
||||||
"""
|
"""
|
||||||
SUB instruction
|
SUB instruction
|
|
@ -1,4 +1,4 @@
|
||||||
from InsnRV32ISType import *
|
from insn_rv32i_s_type import *
|
||||||
|
|
||||||
"""
|
"""
|
||||||
SW instruction
|
SW instruction
|
|
@ -1,4 +1,4 @@
|
||||||
from InsnRV32IRType import *
|
from insn_rv32i_r_type import *
|
||||||
|
|
||||||
"""
|
"""
|
||||||
XOR instruction
|
XOR instruction
|
|
@ -1,4 +1,4 @@
|
||||||
from InsnRV32IITypeArith import *
|
from insn_rv32i_i_type_arith import *
|
||||||
|
|
||||||
"""
|
"""
|
||||||
XORI instruction
|
XORI instruction
|
|
@ -1,40 +1,40 @@
|
||||||
from InsnLui import *
|
from insn_lui import *
|
||||||
from InsnAuipc import *
|
from insn_auipc import *
|
||||||
from InsnJal import *
|
from insn_jal import *
|
||||||
from InsnJalr import *
|
from insn_jalr import *
|
||||||
from InsnBeq import *
|
from insn_beq import *
|
||||||
from InsnBne import *
|
from insn_bne import *
|
||||||
from InsnBlt import *
|
from insn_blt import *
|
||||||
from InsnBge import *
|
from insn_bge import *
|
||||||
from InsnBltu import *
|
from insn_bltu import *
|
||||||
from InsnBgeu import *
|
from insn_bgeu import *
|
||||||
from InsnLb import *
|
from insn_lb import *
|
||||||
from InsnLh import *
|
from insn_lh import *
|
||||||
from InsnLw import *
|
from insn_lw import *
|
||||||
from InsnLbu import *
|
from insn_lbu import *
|
||||||
from InsnLhu import *
|
from insn_lhu import *
|
||||||
from InsnSb import *
|
from insn_sb import *
|
||||||
from InsnSh import *
|
from insn_sh import *
|
||||||
from InsnSw import *
|
from insn_sw import *
|
||||||
from InsnAddi import *
|
from insn_addi import *
|
||||||
from InsnSlti import *
|
from insn_slti import *
|
||||||
from InsnSltiu import *
|
from insn_sltiu import *
|
||||||
from InsnXori import *
|
from insn_xori import *
|
||||||
from InsnOri import *
|
from insn_ori import *
|
||||||
from InsnAndi import *
|
from insn_andi import *
|
||||||
from InsnSlli import *
|
from insn_slli import *
|
||||||
from InsnSrli import *
|
from insn_srli import *
|
||||||
from InsnSrai import *
|
from insn_srai import *
|
||||||
from InsnAdd import *
|
from insn_add import *
|
||||||
from InsnSub import *
|
from insn_sub import *
|
||||||
from InsnSll import *
|
from insn_sll import *
|
||||||
from InsnSlt import *
|
from insn_slt import *
|
||||||
from InsnSltu import *
|
from insn_sltu import *
|
||||||
from InsnXor import *
|
from insn_xor import *
|
||||||
from InsnSrl import *
|
from insn_srl import *
|
||||||
from InsnSra import *
|
from insn_sra import *
|
||||||
from InsnOr import *
|
from insn_or import *
|
||||||
from InsnAnd import *
|
from insn_and import *
|
||||||
|
|
||||||
"""
|
"""
|
||||||
RV32I Base ISA
|
RV32I Base ISA
|
Loading…
Reference in New Issue