M-Labs
/
riscv-formal-nmigen
6
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity

Update README.md

This commit is contained in:
Donald Sebastian Leung 2020-08-11 17:33:50 +08:00
parent 28ed0c8656
commit eb56501727
1 changed files with 3 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
insns/README.md
View File

@ -79,6 +79,9 @@ Below is a list of instructions currently supported by this port of the riscv-fo
- `InsnBltu`: BLTU instruction - `InsnBltu`: BLTU instruction
- `InsnBgeu`: BGEU instruction - `InsnBgeu`: BGEU instruction
- `InsnJal`: JAL instruction - `InsnJal`: JAL instruction
- `InsnRV32IUType`: RV32I U-Type Instruction
- `InsnLui`: LUI instruction
- `InsnAuipc`: AUIPC instruction
## Parameters ## Parameters