Add LHU instruction
This commit is contained in:
parent
e3f0727e9c
commit
cf8033a8bb
|
@ -0,0 +1,25 @@
|
|||
from insn_I import *
|
||||
|
||||
class rvfi_insn_lhu(rvfi_insn_I):
|
||||
def __init__(self):
|
||||
super(rvfi_insn_lhu, self).__init__()
|
||||
def ports(self):
|
||||
return super(rvfi_insn_lhu, self).ports()
|
||||
def elaborate(self, platform):
|
||||
m = super(rvfi_insn_lhu, self).elaborate(platform)
|
||||
|
||||
# LHU instruction
|
||||
addr = Signal(32)
|
||||
m.d.comb += addr.eq(self.rvfi_rs1_rdata + self.insn_imm)
|
||||
result = Signal(16)
|
||||
m.d.comb += result.eq(self.rvfi_mem_rdata)
|
||||
m.d.comb += self.spec_valid.eq(self.rvfi_valid & (self.insn_funct3 == 0b101) & (self.insn_opcode == 0b0000011))
|
||||
m.d.comb += self.spec_rs1_addr.eq(self.insn_rs1)
|
||||
m.d.comb += self.spec_rd_addr.eq(self.insn_rd)
|
||||
m.d.comb += self.spec_mem_addr.eq(addr)
|
||||
m.d.comb += self.spec_mem_rmask.eq((1 << 2) - 1)
|
||||
m.d.comb += self.spec_rd_wdata.eq(Mux(self.spec_rd_addr, result, 0))
|
||||
m.d.comb += self.spec_pc_wdata.eq(self.rvfi_pc_rdata + 4)
|
||||
m.d.comb += self.spec_trap.eq(~self.misa_ok)
|
||||
|
||||
return m
|
Loading…
Reference in New Issue