M-Labs/riscv-formal-nmigen
6
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity

Update README.md

Browse Source
This commit is contained in:
Donald Sebastian Leung 2020-08-27 13:53:49 +08:00
parent ade3d46b5b
commit cf295596ef
1 changed files with 4 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
rvfi/insns/README.md
View File

@ -98,6 +98,10 @@ Below is a list of instructions currently supported by this port of the riscv-fo
- `InsnLwu`: LWU instruction
- `InsnLd`: LD instruction
- `InsnAddiw`: ADDIW instruction
- `InsnRV64IITypeShift`: RV64I I-Type Instruction (Shift Variation)
- `InsnSlliw`: SLLIW instruction
- `InsnSrliw`: SRLIW instruction
- `InsnSraiw`: SRAIW instruction
- `InsnSd`: SD instruction
### ISAs