M-Labs/riscv-formal-nmigen
6
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity

Update README.md

Browse Source
This commit is contained in:
Donald Sebastian Leung 2020-08-10 17:37:47 +08:00
parent 31753e3679
commit c938eefe41
1 changed files with 7 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
insns/README.md
View File

@ -58,6 +58,13 @@ _Note: This section is under development and will be updated as more classes are
- `InsnLw`: LW instruction - `InsnLw`: LW instruction
- `InsnLbu`: LBU instruction - `InsnLbu`: LBU instruction
- `InsnLhu`: LHU instruction - `InsnLhu`: LHU instruction
- `InsnRV32IITypeArith`: RV32I I-Type Instruction (Arithmetic Variation)
- `InsnAddi`: ADDI instruction
- `InsnSlti`: SLTI instruction
- `InsnSltiu`: SLTIU instruction
- `InsnXori`: XORI instruction
- `InsnOri`: ORI instruction
- `InsnAndi`: ANDI instruction
## Parameters ## Parameters