M-Labs/riscv-formal-nmigen
6
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity

Add LWU instruction

Browse Source
This commit is contained in:
Donald Sebastian Leung 2020-08-27 12:25:19 +08:00
parent 92e34efe0d
commit bd76a47a52
1 changed files with 9 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
rvfi/insns/insn_lwu.py Normal file
View File

@ -0,0 +1,9 @@
from .insn_rv64i_i_type_load import *
"""
LWU instruction
"""
class InsnLwu(InsnRV64IITypeLoad):
def __init__(self, params):
super().__init__(params, 4, 0b110, False)