M-Labs
/
riscv-formal-nmigen
6
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity

Update README.md

This commit is contained in:
Donald Sebastian Leung 2020-08-27 13:12:23 +08:00
parent 3a332c5c1d
commit a15e57e12e
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
rvfi/insns/README.md
View File

@ -97,6 +97,7 @@ Below is a list of instructions currently supported by this port of the riscv-fo
- `InsnRV64IITypeLoad`: RV64I I-Type Instruction (Load Variation) - `InsnRV64IITypeLoad`: RV64I I-Type Instruction (Load Variation)
- `InsnLwu`: LWU instruction - `InsnLwu`: LWU instruction
- `InsnLd`: LD instruction - `InsnLd`: LD instruction
- `InsnAddiw`: ADDIW instruction
- `InsnSd`: SD instruction - `InsnSd`: SD instruction
### ISAs ### ISAs