M-Labs/riscv-formal-nmigen
6
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity

Update README.md

Browse Source
This commit is contained in:
Donald Sebastian Leung 2020-08-27 16:25:54 +08:00
parent fe5e73b6cb
commit 5d17b917b4
1 changed files with 7 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
rvfi/insns/README.md
View File

@ -102,12 +102,19 @@ Below is a list of instructions currently supported by this port of the riscv-fo
- `InsnSlliw`: SLLIW instruction
- `InsnSrliw`: SRLIW instruction
- `InsnSraiw`: SRAIW instruction
- `InsnRV64IRType`: RV64I R-Type Instruction
- `InsnAddw`: ADDW instruction
- `InsnSubw`: SUBW instruction
- `InsnSllw`: SLLW instruction
- `InsnSrlw`: SRLW instruction
- `InsnSraw`: SRAW instruction
- `InsnSd`: SD instruction
### ISAs
- `IsaRV32I`: RV32I Base ISA
- `IsaRV32M`: RV32M Standard Extension
- `IsaRV64I`: RV64I Base ISA
## Core-specific parameters