Add DIV instruction
This commit is contained in:
parent
b74a0cf699
commit
0708f6b962
|
@ -0,0 +1,18 @@
|
||||||
|
from .insn_rv32m_r_type import *
|
||||||
|
|
||||||
|
"""
|
||||||
|
DIV instruction
|
||||||
|
"""
|
||||||
|
|
||||||
|
class InsnDiv(InsnRV32MRType):
|
||||||
|
def __init__(self, params):
|
||||||
|
super().__init__(params, 0b100)
|
||||||
|
def elaborate(self, platform):
|
||||||
|
m = super().elaborate(platform)
|
||||||
|
|
||||||
|
if self.params.altops:
|
||||||
|
m.d.comb += self.spec_rd_wdata.eq(Mux(self.spec_rd_addr, (self.rvfi_rs1_rdata - self.rvfi_rs2_rdata) ^ 0x29bbf66f7f8529ec, 0))
|
||||||
|
else:
|
||||||
|
m.d.comb += self.spec_rd_wdata.eq(Mux(self.spec_rd_addr, Mux(self.rvfi_rs2_rdata == 0, 2 ** self.params.xlen - 1, Mux((self.rvfi_rs1_rdata == (1 << (self.params.xlen - 1))) & (self.rvfi_rs2_rdata == 2 ** self.params.xlen - 1), 1 << (self.params.xlen - 1), Value.as_signed(self.rvfi_rs1_rdata) // Value.as_signed(self.rvfi_rs2_rdata))), 0))
|
||||||
|
|
||||||
|
return m
|
Loading…
Reference in New Issue