2020-08-17 11:50:53 +08:00
|
|
|
from .insn_rv32i_i_type_arith import *
|
2020-08-10 17:29:55 +08:00
|
|
|
|
|
|
|
|
"""
|
|
|
|
|
SLTIU instruction
|
|
|
|
|
"""
|
|
|
|
|
|
|
|
|
|
class InsnSltiu(InsnRV32IITypeArith):
|
2020-08-12 14:01:00 +08:00
|
|
|
def __init__(self, RISCV_FORMAL_ILEN, RISCV_FORMAL_XLEN, RISCV_FORMAL_CSR_MISA):
|
|
|
|
|
super().__init__(RISCV_FORMAL_ILEN, RISCV_FORMAL_XLEN, RISCV_FORMAL_CSR_MISA, 0b011)
|
2020-08-10 17:29:55 +08:00
|
|
|
def elaborate(self, platform):
|
|
|
|
|
m = super().elaborate(platform)
|
|
|
|
|
|
|
|
|
|
m.d.comb += self.spec_rd_wdata.eq(Mux(self.spec_rd_addr, self.rvfi_rs1_rdata < self.insn_imm, 0))
|
|
|
|
|
|
|
|
|
|
return m
|
