2020-08-10 17:24:50 +08:00
|
|
|
from InsnRV32IITypeArith import *
|
|
|
|
|
|
|
|
|
|
"""
|
|
|
|
|
SLTI instruction
|
|
|
|
|
"""
|
|
|
|
|
|
|
|
|
|
class InsnSlti(InsnRV32IITypeArith):
|
2020-08-12 14:00:10 +08:00
|
|
|
def __init__(self, RISCV_FORMAL_ILEN, RISCV_FORMAL_XLEN, RISCV_FORMAL_CSR_MISA):
|
|
|
|
|
super().__init__(RISCV_FORMAL_ILEN, RISCV_FORMAL_XLEN, RISCV_FORMAL_CSR_MISA, 0b010)
|
2020-08-10 17:24:50 +08:00
|
|
|
def elaborate(self, platform):
|
|
|
|
|
m = super().elaborate(platform)
|
|
|
|
|
|
|
|
|
|
m.d.comb += self.spec_rd_wdata.eq(Mux(self.spec_rd_addr, Value.as_signed(self.rvfi_rs1_rdata) < Value.as_signed(self.insn_imm), 0))
|
|
|
|
|
|
|
|
|
|
return m
|
