2
0
mirror of https://github.com/m-labs/artiq.git synced 2025-02-09 00:53:18 +08:00
artiq/artiq/gateware/targets
2018-02-16 17:23:15 +00:00
..
__init__.py package everything to rebuild core device binaries 2015-11-09 10:47:14 +08:00
kasli.py kasli: opticlock 125 MHz, mark external reference case broken 2018-02-16 17:23:15 +00:00
kc705.py gateware: use a per-variant subfolder in --output-dir. (fixes #912) 2018-02-06 08:19:01 +00:00
sayma_amc.py sayma_amc: remove RTM bitstream upload core. Closes #908 2018-02-07 12:27:35 +08:00
sayma_rtm.py sayma: print RTM gateware version 2018-02-15 19:31:58 +08:00