M-Labs
/
artiq
mirror of https://github.com/m-labs/artiq.git
2
0
Fork 1
Code Issues Projects Releases Wiki Activity
artiq/artiq/gateware/drtio
History
mwojcik 9f4b8db2de repeater: fix setting tsc 2023-12-01 16:43:48 +08:00
..
transceiver gtx: Always enable IBUFDS_GTE2, add clk_path_ready 2023-11-07 18:36:48 +08:00
__init__.py drtio: separate aux controller 2018-09-05 17:56:58 +08:00
aux_controller.py DRTIO: RTIO/SYS clock merge 2022-12-17 15:39:54 +08:00
cdc.py add missing files 2018-09-05 16:09:02 +08:00
core.py drtio-eem: remove unnecessary rtio_rx clock domain 2023-08-25 11:32:28 +08:00
link_layer.py DRTIO: RTIO/SYS clock merge 2022-12-17 15:39:54 +08:00
rt_controller_master.py DRTIO: RTIO/SYS clock merge 2022-12-17 15:39:54 +08:00
rt_controller_repeater.py repeater: fix setting tsc 2023-12-01 16:43:48 +08:00
rt_errors_satellite.py rtio: use BlindTransfer from Migen 2019-07-05 18:46:18 +08:00
rt_packet_master.py DRTIO: RTIO/SYS clock merge 2022-12-17 15:39:54 +08:00
rt_packet_repeater.py DRTIO: RTIO/SYS clock merge 2022-12-17 15:39:54 +08:00
rt_packet_satellite.py gateware,runtime: optimize RTIO kernel interface further 2018-11-08 18:29:24 +08:00
rt_serializer.py drtio: 8-bit address 2018-11-08 18:36:20 +08:00
rx_synchronizer.py drtio-eem: remove unnecessary rtio_rx clock domain 2023-08-25 11:32:28 +08:00
siphaser.py DRTIO: RTIO/SYS clock merge 2022-12-17 15:39:54 +08:00