2
0
mirror of https://github.com/m-labs/artiq.git synced 2024-12-20 00:46:30 +08:00
artiq/soc
2014-12-01 17:31:35 +08:00
..
artiqlib rtio: optimize flag handling 2014-12-01 14:29:50 +08:00
runtime targets/ARTIQMiniSoC: remove 2 TTL channels to make room in FPGA 2014-12-01 17:31:35 +08:00
targets targets/ARTIQMiniSoC: remove 2 TTL channels to make room in FPGA 2014-12-01 17:31:35 +08:00