M-Labs/artiq
2
0
Fork 2
mirror of https://github.com/m-labs/artiq.git synced 2024-12-05 09:46:36 +08:00
Code Issues Projects Releases Wiki Activity
89c53c35e8
artiq/artiq/examples
History
Sebastien Bourdeauducq 8f608fa2fa examples/sines_urukul_sayma: adapt for sayma v2, use 1 DAC only
2020-04-05 16:51:40 +08:00
..
kasli turn kasli_tester into a frontend tool 2020-01-21 16:13:04 +08:00
kasli_drtioswitching examples: use default IP addresses for boards 2019-10-16 16:18:30 +08:00
kasli_sawgmaster examples/sines_urukul_sayma: adapt for sayma v2, use 1 DAC only 2020-04-05 16:51:40 +08:00
kasli_suservo suservo: extract boilerplate 2018-06-01 15:37:07 +00:00
kc705_nist_clock examples/kc705: fix dds_test 2019-10-17 07:37:00 +08:00
no_hardware use sipyco (#585) 2019-11-10 15:55:17 +08:00
sayma_master examples/sayma_master: update device_db 2019-10-16 18:49:25 +08:00
artiq_ipython_notebook.ipynb fix device_db alias corner case bugs. Closes #1140 2019-11-14 16:22:45 +08:00
fit_image.py ship examples with package 2016-04-05 13:59:39 +08:00
README.rst examples: Add README 2019-12-17 13:35:19 +00:00
remote_exec_controller.py use sipyco (#585) 2019-11-10 15:55:17 +08:00

README.rst 

ARTIQ experiment examples
=========================

This directory contains several sample ARTIQ master configurations
and associated experiments that illustrate basic usage of various
hardware and software features.

New users might want to peruse the ``no_hardware`` directory to
explore the argument/dataset machinery without needing access to
hardware, and the ``kc705_nist_clock`` directory for inspiration
on how to coordinate between host and FPGA core device code.