2
0
mirror of https://github.com/m-labs/artiq.git synced 2024-12-19 00:16:29 +08:00
artiq/soc/targets
Robert Jordens 5b3eac1d96 pipistrello: tweak fifo depths a bit
ise being dull again, inferring all but one 64x64 fifo as bram...
minimum bram depth is 256 anyway
2015-06-22 23:25:07 -06:00
..
artiq_kc705.py soc: increase DDS output FIFO sizes 2015-06-21 08:40:10 -06:00
artiq_pipistrello.py pipistrello: tweak fifo depths a bit 2015-06-22 23:25:07 -06:00