2
0
mirror of https://github.com/m-labs/artiq.git synced 2024-12-12 21:26:37 +08:00
artiq/artiq/coredevice
Robert Jordens 324660ab40 rt2wb, exceptions: remove RTIOTimeout
Assume that rt2wb transactions either collide and are then
reported (https://github.com/m-labs/artiq/issues/308) or that
they complete and the delay with which they complete does not matter.

If a transaction is ack'ed with a delay because the WB core's downstream
logic is busy, that may lead to a later collision with another WB
transaction.
2016-03-01 14:44:07 +01:00
..
__init__.py rt2wb, exceptions: remove RTIOTimeout 2016-03-01 14:44:07 +01:00
analyzer.py Commit missing parts of 1465fe6f8. 2016-02-15 21:42:51 +00:00
comm_dummy.py compiler.embedding: instantiate RPC method types (fixes #180). 2015-11-27 16:29:13 +08:00
comm_generic.py coredevice: do not give up on UTF-8 errors in log. Closes #300 2016-02-29 22:21:10 +08:00
comm_tcp.py coredevice/comm_tcp: support retrieving analyzer data 2015-12-18 18:22:50 +08:00
core.py compiler: only use colors in diagnostics on POSIX (fixes #272). 2016-02-22 11:27:45 +00:00
dds.py coredevice/dds: use explicit 64-bit ints for ftw computations 2016-01-14 15:25:01 -07:00
exceptions.py rt2wb, exceptions: remove RTIOTimeout 2016-03-01 14:44:07 +01:00
rt2wb.py rt2wb, exceptions: remove RTIOTimeout 2016-03-01 14:44:07 +01:00
runtime.py artiq_dir: move out of tools to unlink dependencies 2016-01-25 18:15:50 -07:00
spi.py rt2wb, exceptions: remove RTIOTimeout 2016-03-01 14:44:07 +01:00
ttl.py doc: insist that output() must be called on TTLInOut. Closes #297 2016-03-01 00:28:40 +08:00