M-Labs
/
artiq
mirror of https://github.com/m-labs/artiq.git
2
0
Fork 1
Code Issues Projects Releases Wiki Activity

serwb/test_serwb_core: fix

This commit is contained in:
Florent Kermarrec 2018-05-16 08:34:53 +02:00
parent 77fc5c599f
commit f77bcbebb5
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
artiq/gateware/test/serwb/test_serwb_core.py
View File

@ -115,7 +115,7 @@ class TestSERWBCore(unittest.TestCase):
yield dut.scrambler.sink.data.eq(i) yield dut.scrambler.sink.data.eq(i)
# check # check
yield dut.descrambler.source.ack.eq(prng.randrange(prng.randrange(100) > rand_level) yield dut.descrambler.source.ack.eq(prng.randrange(100) > rand_level)
if (yield dut.descrambler.source.stb) & (yield dut.descrambler.source.ack): if (yield dut.descrambler.source.stb) & (yield dut.descrambler.source.ack):
current_data = (yield dut.descrambler.source.data) current_data = (yield dut.descrambler.source.data)
if (current_data != (last_data + 1)): if (current_data != (last_data + 1)):