M-Labs/artiq
2
0
Fork 2
mirror of https://github.com/m-labs/artiq.git synced 2024-12-25 11:18:27 +08:00
Code Issues Projects Releases Wiki Activity

mailbox: parametrize address width

Browse Source
This commit is contained in:
occheung 2021-11-08 12:30:09 +08:00 committed by Sébastien Bourdeauducq
parent c6e0e26440
commit dd68b4ab82
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
artiq/gateware/amp/mailbox.py
View File

@ -3,9 +3,9 @@ from misoc.interconnect import wishbone
class Mailbox(Module):
def __init__(self, size=1):
self.i1 = wishbone.Interface()
self.i2 = wishbone.Interface()
def __init__(self, size=1, adr_width=30):
self.i1 = wishbone.Interface(data_width=32, adr_width=adr_width)
self.i2 = wishbone.Interface(data_width=32, adr_width=adr_width)
# # #