mirror of
https://github.com/m-labs/artiq.git
synced 2024-12-19 00:16:29 +08:00
phaser: fix frequency comment
This commit is contained in:
parent
b14fcd41e4
commit
d158c69be0
@ -415,7 +415,7 @@ class _PhaserCRG(Module, AutoCSR):
|
||||
# Warning: CLKINSEL=0 means CLKIN2 is selected
|
||||
i_CLKINSEL=~self._clock_sel.storage,
|
||||
|
||||
# VCO @ 1GHz when using 125MHz input
|
||||
# VCO @ 1GHz when using 250MHz input
|
||||
p_CLKFBOUT_MULT=8, p_DIVCLK_DIVIDE=2,
|
||||
i_CLKFBIN=self.cd_rtio.clk,
|
||||
i_RST=self._pll_reset.storage,
|
||||
|
Loading…
Reference in New Issue
Block a user