M-Labs/artiq
2
0
Fork 2
mirror of https://github.com/m-labs/artiq.git synced 2024-12-28 12:48:26 +08:00
Code Issues Projects Releases Wiki Activity

gateware/suservo: write to profile 7

Browse Source 
Fixes #1817.
This commit is contained in:
occheung 2022-01-07 16:36:28 +08:00
parent bbac477092
commit 9d493028e5
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
artiq/gateware/suservo/dds_ser.py
View File

@ -26,7 +26,7 @@ class DDS(spi.SPISimple):
self.profile = [Signal(32 + 16 + 16, reset_less=True)
for i in range(params.channels)]
cmd = Signal(8, reset=0x0e) # write to single tone profile 0
cmd = Signal(8, reset=0x15) # write to single tone profile 7
assert params.width == len(cmd) + len(self.profile[0])
self.sync += [