2
0
mirror of https://github.com/m-labs/artiq.git synced 2024-12-25 11:18:27 +08:00

suservo: fix restart counter assertion

c.f. #788
This commit is contained in:
Robert Jördens 2018-05-31 15:56:11 +00:00
parent 58f71e34fc
commit 9b5a46dffd

View File

@ -26,7 +26,7 @@ class Servo(Module):
self.start = Signal() self.start = Signal()
t_restart = t_cycle - t_adc + 1 t_restart = t_cycle - t_adc + 1
assert t_restart > 0 assert t_restart > 1
cnt = Signal(max=t_restart) cnt = Signal(max=t_restart)
cnt_done = Signal() cnt_done = Signal()
active = Signal(3) active = Signal(3)