M-Labs
/
artiq
mirror of https://github.com/m-labs/artiq
2
0
Fork 1
Code Issues Projects Releases Wiki Activity

sayma_amc: use all transceivers on master (#1230)

pull/1387/head
Sebastien Bourdeauducq 2019-11-02 12:12:32 +08:00
parent 29b4d87943
commit 98854473dd
1 changed files with 1 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
artiq/gateware/targets/sayma_amc.py
View File

@ -369,8 +369,7 @@ class Master(MiniSoC, AMPSoC):
self.submodules.drtio_transceiver = gth_ultrascale.GTH(
clock_pads=platform.request("cdr_clk_clean", 0),
data_pads=[platform.request("sfp", 0)] +
# 6 and not 8 to work around Vivado bug (Xilinx CR 1020646)
[platform.request("rtm_gth", i) for i in range(6)],
[platform.request("rtm_gth", i) for i in range(8)],
sys_clk_freq=self.clk_freq,
rtio_clk_freq=rtio_clk_freq)
self.csr_devices.append("drtio_transceiver")