M-Labs
/
artiq
mirror of https://github.com/m-labs/artiq.git
2
0
Fork 1
Code Issues Projects Releases Wiki Activity

jdcg: fix missing JESD reset & JDAC re-init

This commit is contained in:
Harry Ho 2021-12-15 17:52:37 +08:00 committed by Sébastien Bourdeauducq
parent dc411d55be
commit 949917cc9c
1 changed files with 3 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
artiq/firmware/satman/jdcg.rs
View File

@ -140,7 +140,7 @@ pub mod jdac {
pub mod jesd204sync {
use board_misoc::{csr, clock, config};
use super::jdac;
use super::{jdac, jesd};
use super::super::jdac_common;
const HMC7043_ANALOG_DELAY_RANGE: u8 = 24;
@ -423,6 +423,8 @@ pub mod jesd204sync {
}
warn!("SYSREF test failed, retrying...");
jdac::basic_request(0, jdac_common::DDMTD_INIT, 0)?;
jesd::reset(false);
let _ = jdac::init();
} else { break }
}