M-Labs/artiq
2
0
Fork 2
mirror of https://github.com/m-labs/artiq.git synced 2024-12-29 05:03:34 +08:00
Code Issues Projects Releases Wiki Activity

drtio: remove outdated comment

Browse Source
This commit is contained in:
Sebastien Bourdeauducq 2017-04-06 12:45:10 +08:00
parent c0100ebc56
commit 83d87b5805
1 changed files with 0 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
artiq/gateware/drtio/rt_controller_master.py
View File

@ -156,7 +156,6 @@ class RTController(Module):
timeout_counter = WaitTimer(8191)
self.submodules += timeout_counter
# TODO: collision, replace, busy
cond_sequence_error = self.cri.timestamp < last_timestamps.dat_r
cond_underflow = ((self.cri.timestamp[fine_ts_width:]
- self.csrs.underflow_margin.storage[fine_ts_width:]) < self.counter.value_sys)