M-Labs/artiq
2
0
Fork 3
mirror of https://github.com/m-labs/artiq.git synced 2025-02-17 21:11:56 +08:00
Code Issues Projects Releases Wiki Activity

targets/ppro: disable L2

Browse Source
This commit is contained in:
Sébastien Bourdeauducq 2015-02-27 18:02:21 -07:00
parent 0127de9bb5
commit 7028d85255
1 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
soc/targets/artiq_ppro.py
View File

@ -92,7 +92,8 @@ class ARTIQMiniSoC(BaseSoC):
} }
csr_map.update(BaseSoC.csr_map) csr_map.update(BaseSoC.csr_map)
def __init__(self, platform, cpu_type="or1k", ramcon_type="minicon", def __init__(self, platform, cpu_type="or1k",
ramcon_type="minicon", with_l2=False,
with_test_gen=False, **kwargs): with_test_gen=False, **kwargs):
BaseSoC.__init__(self, platform, BaseSoC.__init__(self, platform,
cpu_type=cpu_type, ramcon_type=ramcon_type, cpu_type=cpu_type, ramcon_type=ramcon_type,