M-Labs/artiq
2
0
Fork 2
mirror of https://github.com/m-labs/artiq.git synced 2024-12-26 11:48:27 +08:00
Code Issues Projects Releases Wiki Activity

grabber: add false path constraints

Browse Source
This commit is contained in:
Sebastien Bourdeauducq 2018-07-10 14:28:23 +08:00
parent 6a77032fa5
commit 701c93d46c
1 changed files with 8 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
artiq/gateware/eem.py
View File

@ -414,6 +414,14 @@ class Grabber(_EEM):
phy = grabber.Grabber(pads) phy = grabber.Grabber(pads)
name = "grabber{}".format(len(target.grabber_csr_group)) name = "grabber{}".format(len(target.grabber_csr_group))
setattr(target.submodules, name, phy) setattr(target.submodules, name, phy)
target.platform.add_false_path_constraints(
target.crg.cd_sys.clk, phy.deserializer.cd_cl.clk)
# Avoid bogus s/h violations at the clock input being sampled
# by the ISERDES. This uses dynamic calibration.
target.platform.add_false_path_constraints(
pads.clk_p, phy.deserializer.cd_cl7x.clk)
target.grabber_csr_group.append(name) target.grabber_csr_group.append(name)
target.csr_devices.append(name) target.csr_devices.append(name)
target.rtio_channels += [ target.rtio_channels += [