2
0
mirror of https://github.com/m-labs/artiq.git synced 2024-12-25 11:18:27 +08:00

satman: wait for CPLL/QPLL lock after setting drtio_transceiver::stable_clkin

This commit is contained in:
Sebastien Bourdeauducq 2019-01-07 17:09:19 +08:00
parent 3217488824
commit 332bd6090f

View File

@ -416,6 +416,7 @@ pub extern fn main() -> i32 {
unsafe {
csr::drtio_transceiver::stable_clkin_write(1);
}
clock::spin_us(1500); // wait for CPLL/QPLL lock
init_rtio_crg();
#[cfg(has_allaki_atts)]