mirror of
https://github.com/m-labs/artiq.git
synced 2024-12-25 19:28:26 +08:00
pipistrello: shrink a few more fifos
This commit is contained in:
parent
9a24a81f14
commit
2bb90a4449
@ -176,7 +176,7 @@ trce -v 12 -fastpaths -tsi {build_name}.tsi -o {build_name}.twr {build_name}.ncd
|
|||||||
phy = ttl_serdes_spartan6.Inout_4X(platform.request("pmt", i),
|
phy = ttl_serdes_spartan6.Inout_4X(platform.request("pmt", i),
|
||||||
self.rtio_crg.rtiox4_stb)
|
self.rtio_crg.rtiox4_stb)
|
||||||
self.submodules += phy
|
self.submodules += phy
|
||||||
rtio_channels.append(rtio.Channel.from_phy(phy, ififo_depth=256,
|
rtio_channels.append(rtio.Channel.from_phy(phy, ififo_depth=128,
|
||||||
ofifo_depth=4))
|
ofifo_depth=4))
|
||||||
|
|
||||||
# the last TTL is used for ClockGen
|
# the last TTL is used for ClockGen
|
||||||
@ -223,7 +223,7 @@ trce -v 12 -fastpaths -tsi {build_name}.tsi -o {build_name}.twr {build_name}.ncd
|
|||||||
phy = dds.AD9858(dds_pins, 8)
|
phy = dds.AD9858(dds_pins, 8)
|
||||||
self.submodules += phy
|
self.submodules += phy
|
||||||
rtio_channels.append(rtio.Channel.from_phy(phy,
|
rtio_channels.append(rtio.Channel.from_phy(phy,
|
||||||
ofifo_depth=256,
|
ofifo_depth=128,
|
||||||
ififo_depth=4))
|
ififo_depth=4))
|
||||||
|
|
||||||
self.config["RTIO_LOG_CHANNEL"] = len(rtio_channels)
|
self.config["RTIO_LOG_CHANNEL"] = len(rtio_channels)
|
||||||
|
Loading…
Reference in New Issue
Block a user