M-Labs/artiq
2
0
Fork 2
mirror of https://github.com/m-labs/artiq.git synced 2024-12-25 03:08:27 +08:00
Code Issues Projects Releases Wiki Activity

sayma_rtm: drive DAC control signals

Browse Source
This commit is contained in:
Sebastien Bourdeauducq 2017-08-26 16:57:02 -07:00
parent d609c67cbd
commit 26a11a296c
1 changed files with 6 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
artiq/gateware/targets/sayma_rtm.py
View File

@ -88,6 +88,12 @@ class SaymaRTM(Module):
platform.request("dac_clk_src_sel").eq(0), # use clk from dac_clk
]
self.comb += [
platform.request("ad9154_rst_n").eq(0),
platform.request("ad9154_txen", 0).eq(0b11),
platform.request("ad9154_txen", 1).eq(0b11)
]
self.submodules.converter_spi = spi.SPIMaster(platform.request("hmc_spi"))
csr_devices.append("converter_spi")
self.comb += platform.request("hmc7043_reset").eq(0)