M-Labs/artiq
2
0
Fork 2
mirror of https://github.com/m-labs/artiq.git synced 2024-12-25 03:08:27 +08:00
Code Issues Projects Releases Wiki Activity

sayma_rtm: set clock mux pins

Browse Source
This commit is contained in:
Sebastien Bourdeauducq 2017-08-26 16:48:10 -07:00
parent 9194402ea5
commit d609c67cbd
1 changed files with 7 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
artiq/gateware/targets/sayma_rtm.py
View File

@ -81,6 +81,13 @@ class SaymaRTM(Module):
self.submodules.rtm_identifier = RTMIdentifier()
csr_devices.append("rtm_identifier")
# clock mux: 125MHz ext SMA clock to HMC830 input
self.comb += [
platform.request("clk_src_ext_sel").eq(1), # use ext clk from sma
platform.request("ref_clk_src_sel").eq(1),
platform.request("dac_clk_src_sel").eq(0), # use clk from dac_clk
]
self.submodules.converter_spi = spi.SPIMaster(platform.request("hmc_spi"))
csr_devices.append("converter_spi")
self.comb += platform.request("hmc7043_reset").eq(0)