M-Labs
/
artiq
mirror of https://github.com/m-labs/artiq.git
2
0
Fork 2
Code Issues Projects Releases Wiki Activity

sayma: enable Ethernet on DRTIO satellite variant 

So that netboot can be used in bootloader.
This commit is contained in:
Sebastien Bourdeauducq 2019-10-30 21:39:00 +08:00
parent dc71039934
commit 228e44a059
1 changed files with 6 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
artiq/gateware/targets/sayma_amc.py
View File

@ -45,17 +45,20 @@ class RTMUARTForward(Module):
] ]
class SatelliteBase(BaseSoC): class SatelliteBase(MiniSoC):
mem_map = { mem_map = {
"drtioaux": 0x14000000, "drtioaux": 0x14000000,
} }
mem_map.update(BaseSoC.mem_map) mem_map.update(MiniSoC.mem_map)
def __init__(self, rtio_clk_freq=125e6, identifier_suffix="", **kwargs): def __init__(self, rtio_clk_freq=125e6, identifier_suffix="", **kwargs):
BaseSoC.__init__(self, MiniSoC.__init__(self,
cpu_type="or1k", cpu_type="or1k",
sdram_controller_type="minicon", sdram_controller_type="minicon",
l2_size=128*1024, l2_size=128*1024,
integrated_sram_size=8192,
ethmac_nrxslots=4,
ethmac_ntxslots=4,
**kwargs) **kwargs)
add_identifier(self, suffix=identifier_suffix) add_identifier(self, suffix=identifier_suffix)
self.rtio_clk_freq = rtio_clk_freq self.rtio_clk_freq = rtio_clk_freq