mirror of https://github.com/m-labs/artiq.git
gateware/rtio/analyzer: fix event ordering
This commit is contained in:
parent
afee03b89c
commit
1638f0fa9b
|
@ -214,7 +214,7 @@ class Analyzer(Module, AutoCSR):
|
||||||
|
|
||||||
self.submodules.message_encoder = MessageEncoder(rtio_core)
|
self.submodules.message_encoder = MessageEncoder(rtio_core)
|
||||||
self.submodules.converter = stream.Converter(
|
self.submodules.converter = stream.Converter(
|
||||||
[("data", 256)], [("data", dw)])
|
[("data", 256)], [("data", dw)], reverse=True)
|
||||||
self.submodules.fifo = stream.SyncFIFO(
|
self.submodules.fifo = stream.SyncFIFO(
|
||||||
[("data", dw)], fifo_depth, True)
|
[("data", dw)], fifo_depth, True)
|
||||||
self.submodules.dma = DMAWriter(membus)
|
self.submodules.dma = DMAWriter(membus)
|
||||||
|
|
Loading…
Reference in New Issue