2
0
mirror of https://github.com/m-labs/artiq.git synced 2024-12-25 03:08:27 +08:00

gateware/rtio/analyzer: fix event ordering

This commit is contained in:
Sebastien Bourdeauducq 2015-12-19 17:04:30 +08:00
parent afee03b89c
commit 1638f0fa9b

View File

@ -214,7 +214,7 @@ class Analyzer(Module, AutoCSR):
self.submodules.message_encoder = MessageEncoder(rtio_core)
self.submodules.converter = stream.Converter(
[("data", 256)], [("data", dw)])
[("data", 256)], [("data", dw)], reverse=True)
self.submodules.fifo = stream.SyncFIFO(
[("data", dw)], fifo_depth, True)
self.submodules.dma = DMAWriter(membus)