M-Labs/artiq
2
0
Fork 3
mirror of https://github.com/m-labs/artiq.git synced 2025-01-31 04:40:20 +08:00
Code Issues Projects Releases Wiki Activity

gtxinit: fix attributeerror for rx multilane

Browse Source
This commit is contained in:
morgan 2024-12-04 15:29:44 +08:00 committed by Sébastien Bourdeauducq
parent c1f2ff3717
commit 0f0f030267
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
artiq/gateware/drtio/transceiver/gtx_7series_init.py
View File

@ -59,7 +59,7 @@ class GTXInit(Module):
MultiReg(self.Xxdlysresetdone, Xxdlysresetdone), MultiReg(self.Xxdlysresetdone, Xxdlysresetdone),
MultiReg(self.Xxphaligndone, Xxphaligndone), MultiReg(self.Xxphaligndone, Xxphaligndone),
] ]
if mode != "single": if mode != "single" and not rx:
txphinitdone = Signal() txphinitdone = Signal()
self.specials += MultiReg(self.txphinitdone, txphinitdone) self.specials += MultiReg(self.txphinitdone, txphinitdone)