M-Labs/artiq
2
0
Fork 2
mirror of https://github.com/m-labs/artiq.git synced 2024-12-19 08:26:30 +08:00
Code Issues Projects Releases Wiki Activity

drtio: aux controller unittest

Browse Source
This commit is contained in:
Sebastien Bourdeauducq 2016-11-16 19:45:28 +08:00
parent 140bb0ecee
commit 09363e1da8
1 changed files with 44 additions and 10 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

54
artiq/test/gateware/drtio/test_aux_controller.py
View File

@ -1,4 +1,5 @@
import unittest import unittest
import random
from types import SimpleNamespace from types import SimpleNamespace
from migen import * from migen import *
@ -42,7 +43,7 @@ class TestAuxController(unittest.TestCase):
def test_aux_controller(self): def test_aux_controller(self):
dut = TB(4) dut = TB(4)
def gen(): def link_init():
yield dut.link_layer.tx.link_init.eq(1) yield dut.link_layer.tx.link_init.eq(1)
yield yield
yield yield
@ -52,16 +53,49 @@ class TestAuxController(unittest.TestCase):
while (yield dut.link_layer.rx.link_init): while (yield dut.link_layer.rx.link_init):
yield yield
yield dut.link_layer.ready.eq(1) yield dut.link_layer.ready.eq(1)
yield
yield from dut.aux_controller.bus.write(0, 0x42) def send_packet(packet):
yield from dut.aux_controller.bus.write(1, 0x23) for i, d in enumerate(packet):
yield from dut.aux_controller.transmitter.aux_tx_length.write(8) yield from dut.aux_controller.bus.write(i, d)
yield from dut.aux_controller.transmitter.aux_tx_length.write(len(packet)*4)
yield from dut.aux_controller.transmitter.aux_tx.write(1) yield from dut.aux_controller.transmitter.aux_tx.write(1)
for i in range(40):
yield yield
print(hex((yield from dut.aux_controller.bus.read(256)))) while (yield from dut.aux_controller.transmitter.aux_tx.read()):
print(hex((yield from dut.aux_controller.bus.read(257)))) yield
print((yield from dut.aux_controller.receiver.aux_rx_length.read()))
run_simulation(dut, gen(), vcd_name="foo.vcd") def receive_packet():
while not (yield from dut.aux_controller.receiver.aux_rx_present.read()):
yield
length = yield from dut.aux_controller.receiver.aux_rx_length.read()
r = []
for i in range(length//4):
r.append((yield from dut.aux_controller.bus.read(256+i)))
yield from dut.aux_controller.receiver.aux_rx_present.write(1)
return r
prng = random.Random(0)
def send_and_check_packet():
data = [prng.randrange(2**32-1) for _ in range(prng.randrange(1, 16))]
yield from send_packet(data)
received = yield from receive_packet()
self.assertEqual(data, received)
def sim():
yield from link_init()
for i in range(8):
yield from send_and_check_packet()
@passive
def rt_traffic():
while True:
while prng.randrange(4):
yield
yield dut.link_layer.tx_rt_frame.eq(1)
yield
while prng.randrange(4):
yield
yield dut.link_layer.tx_rt_frame.eq(0)
yield
run_simulation(dut, [sim(), rt_traffic()])