2
0
mirror of https://github.com/m-labs/artiq.git synced 2024-12-22 09:54:00 +08:00
artiq/examples/compiler_test.py

51 lines
1.3 KiB
Python
Raw Normal View History

2014-09-30 17:38:02 +08:00
from artiq import *
2014-05-31 00:20:13 +08:00
2014-09-05 12:03:22 +08:00
my_range = range
2014-09-05 12:03:22 +08:00
2014-08-13 18:30:57 +08:00
class CompilerTest(AutoContext):
2014-09-05 12:03:22 +08:00
parameters = "a b A B"
def print_done(self):
print("Done!")
def set_some_slowdev(self, n):
print("Slow device setting: {}".format(n))
@kernel
def run(self, n, t2):
for i in my_range(n):
self.set_some_slowdev(i)
delay(100*ms)
with parallel:
with sequential:
for j in my_range(3):
self.a.pulse((j+1)*100*MHz, 20*us)
self.b.pulse(100*MHz, t2)
with sequential:
self.A.pulse(100*MHz, 10*us)
self.B.pulse(100*MHz, t2)
self.print_done()
2014-05-31 00:20:13 +08:00
2014-10-05 16:24:21 +08:00
def main():
2014-10-19 23:51:49 +08:00
from artiq.coredevice import comm_dummy, core, dds
2014-09-05 12:03:22 +08:00
2014-10-19 23:51:49 +08:00
coredev = core.Core(comm_dummy.Comm())
2014-09-05 12:03:22 +08:00
exp = CompilerTest(
core=coredev,
2014-10-19 23:51:49 +08:00
a=dds.DDS(core=coredev, dds_sysclk=1*GHz,
reg_channel=0, rtio_switch=0),
b=dds.DDS(core=coredev, dds_sysclk=1*GHz,
reg_channel=1, rtio_switch=1),
A=dds.DDS(core=coredev, dds_sysclk=1*GHz,
reg_channel=2, rtio_switch=2),
B=dds.DDS(core=coredev, dds_sysclk=1*GHz,
reg_channel=3, rtio_switch=3)
2014-09-05 12:03:22 +08:00
)
exp.run(3, 100*us)
2014-10-05 16:24:21 +08:00
if __name__ == "__main__":
main()