rename artiq.language.std -> artiq

This commit is contained in:
Sebastien Bourdeauducq 2014-09-30 17:38:02 +08:00
parent 821834891e
commit 5ac42e42c1
10 changed files with 14 additions and 13 deletions

View File

@ -0,0 +1,3 @@
from artiq.language.core import *
from artiq.language.units import microcycle, ps, ns, us, ms, s
from artiq.language.units import Hz, kHz, MHz, GHz

View File

@ -1,3 +0,0 @@
from artiq.language.core import *
from artiq.language.units import microcycle, ps, ns, us, ms, s
from artiq.language.units import Hz, kHz, MHz, GHz

View File

@ -6,7 +6,7 @@ Connecting to the core device
As a very first step, we will turn on a LED on the core device. Create a file ``led.py`` containing the following: ::
from artiq.language.std import *
from artiq import *
from artiq.devices import corecom_serial, core, gpio_core
class LED(AutoContext):
@ -81,7 +81,7 @@ The point of running code on the core device is the ability to meet demanding re
Create a new file ``rtio.py`` containing the following: ::
from artiq.language.std import *
from artiq import *
from artiq.devices import corecom_serial, core, rtio_core
class Tutorial(AutoContext):

View File

@ -1,4 +1,4 @@
from artiq.language.std import *
from artiq import *
class AluminumSpectroscopy(AutoContext):

View File

@ -1,4 +1,4 @@
from artiq.language.std import *
from artiq import *
my_range = range

View File

@ -1,4 +1,4 @@
from artiq.language.std import *
from artiq import *
from artiq.devices import corecom_serial, core, dds_core, gpio_core

View File

@ -1,8 +1,9 @@
import sys
from artiq.language.std import *
from artiq import *
from artiq.devices import corecom_serial, core
class Mandelbrot(AutoContext):
def col(self, i):
sys.stdout.write(" .,-:;i+hHM$*#@ "[i])
@ -36,6 +37,7 @@ class Mandelbrot(AutoContext):
self.col(i)
self.row()
if __name__ == "__main__":
with corecom_serial.CoreCom() as com:
exp = Mandelbrot(core=core.Core(com))

View File

@ -1,4 +1,4 @@
from artiq.language.std import *
from artiq import *
from artiq.devices import corecom_serial, core, dds_core, rtio_core

View File

@ -1,4 +1,4 @@
from artiq.language.std import *
from artiq import *
class SimpleSimulation(AutoContext):

View File

@ -1,7 +1,6 @@
import unittest
from artiq.language.core import *
from artiq.language.units import *
from artiq import *
from artiq.devices import corecom_serial, core, runtime_exceptions, rtio_core
from artiq.sim import devices as sim_devices