KasliSoC satellite: fix serdes timing #220

Merged
sb10q merged 1 commits from mwojcik/artiq-zynq:satellite_fix_timing into master 2023-02-20 13:07:43 +08:00
1 changed files with 2 additions and 0 deletions

View File

@ -342,6 +342,8 @@ class GenericSatellite(SoCCore):
self.crg = self.ps7 # HACK for eem_7series to find the clock
self.crg.cd_sys = self.sys_crg.cd_sys
fix_serdes_timing_path(platform)
self.rtio_channels = []
has_grabber = any(peripheral["type"] == "grabber" for peripheral in description["peripherals"])
if has_grabber: