RTIO PLL fixes #183

Merged
sb10q merged 1 commits from mwojcik/artiq-zynq:rtio_pll_fixes into master 2024-08-17 17:37:22 +08:00
Owner

As mentioned in #181 this PR removes the PLL loop allowing the rest (including networking) to set up so firmware can still be changed.

Additionally I found that in satellite rtio crg was not initialised properly either - it was missing has_rtio_crg cfg param.

As mentioned in #181 this PR removes the PLL loop allowing the rest (including networking) to set up so firmware can still be changed. Additionally I found that in satellite rtio crg was not initialised properly either - it was missing ``has_rtio_crg`` cfg param.
mwojcik added 2 commits 2022-04-12 13:48:55 +08:00
sb10q merged commit 3cf86a6335 into master 2022-04-12 14:19:00 +08:00
Sign in to join this conversation.
No reviewers
No Milestone
No Assignees
1 Participants
Notifications
Due Date
The due date is invalid or out of range. Please use the format 'yyyy-mm-dd'.

No due date set.

Dependencies

No dependencies set.

Reference: M-Labs/artiq-zynq#183
No description provided.