drtio crc fix #153

Merged
sb10q merged 1 commits from mwojcik/artiq-zynq:drtio_checksum_fix into master 2021-11-24 12:34:26 +08:00

Related to: https://github.com/m-labs/artiq/pull/1786

Recent changes also got rid of the need to swap bytes within 4-byte words. This allowed to simplify some of the code; while receiving is now identical to mainline (copy-less, straight up ready to be parsed), work buffer is still necessary for transmitting for reasons listed in the comment (unaligned writes, AXI burst not yet implemented). Still, wider (32-bit) writes are used and that also should give a slight performance boost compared to before.

Tested on ZC706 (master) and Kasli (satellite).

Related to: https://github.com/m-labs/artiq/pull/1786 Recent changes also got rid of the need to swap bytes within 4-byte words. This allowed to simplify some of the code; while receiving is now identical to mainline (copy-less, straight up ready to be parsed), work buffer is still necessary for transmitting for reasons listed in the comment (unaligned writes, AXI burst not yet implemented). Still, wider (32-bit) writes are used and that also should give a slight performance boost compared to before. Tested on ZC706 (master) and Kasli (satellite).
mwojcik added 1 commit 2021-11-24 12:33:06 +08:00
sb10q merged commit e8db2a4b49 into master 2021-11-24 12:34:26 +08:00
Sign in to join this conversation.
No reviewers
No Milestone
No Assignees
1 Participants
Notifications
Due Date
The due date is invalid or out of range. Please use the format 'yyyy-mm-dd'.

No due date set.

Dependencies

No dependencies set.

Reference: M-Labs/artiq-zynq#153
There is no content yet.