DRTIO port - gateware #140
|
@ -279,7 +279,7 @@ class GenericMaster(SoCCore):
|
||||||
self.drtio_cri.append(core.cri)
|
self.drtio_cri.append(core.cri)
|
||||||
self.csr_devices.append(core_name)
|
self.csr_devices.append(core_name)
|
||||||
|
|
||||||
coreaux = cdr(aux_controller.DRTIOAuxControllerBare(core.link_layer))
|
coreaux = cdr(drtio_aux_controller.DRTIOAuxControllerBare(core.link_layer))
|
||||||
setattr(self.submodules, coreaux_name, coreaux)
|
setattr(self.submodules, coreaux_name, coreaux)
|
||||||
self.csr_devices.append(coreaux_name)
|
self.csr_devices.append(coreaux_name)
|
||||||
|
|
||||||
|
@ -412,7 +412,7 @@ class GenericSatellite(SoCCore):
|
||||||
self.drtio_cri.append(core.cri)
|
self.drtio_cri.append(core.cri)
|
||||||
self.csr_devices.append(corerep_name)
|
self.csr_devices.append(corerep_name)
|
||||||
|
|
||||||
coreaux = cdr(aux_controller.DRTIOAuxControllerBare(core.link_layer))
|
coreaux = cdr(drtio_aux_controller.DRTIOAuxControllerBare(core.link_layer))
|
||||||
setattr(self.submodules, coreaux_name, coreaux)
|
setattr(self.submodules, coreaux_name, coreaux)
|
||||||
self.csr_devices.append(coreaux_name)
|
self.csr_devices.append(coreaux_name)
|
||||||
|
|
||||||
|
|
|
@ -248,7 +248,7 @@ class _MasterBase(SoCCore):
|
||||||
self.drtio_cri.append(core.cri)
|
self.drtio_cri.append(core.cri)
|
||||||
self.csr_devices.append(core_name)
|
self.csr_devices.append(core_name)
|
||||||
|
|
||||||
coreaux = cdr(aux_controller.DRTIOAuxControllerBare(core.link_layer))
|
coreaux = cdr(drtio_aux_controller.DRTIOAuxControllerBare(core.link_layer))
|
||||||
setattr(self.submodules, coreaux_name, coreaux)
|
setattr(self.submodules, coreaux_name, coreaux)
|
||||||
self.csr_devices.append(coreaux_name)
|
self.csr_devices.append(coreaux_name)
|
||||||
|
|
||||||
|
@ -384,7 +384,7 @@ class _SatelliteBase(SoCCore):
|
||||||
# Repeaters - there would be for i != 0 - however zc706 only has one SFP
|
# Repeaters - there would be for i != 0 - however zc706 only has one SFP
|
||||||
# and no other means to connect to
|
# and no other means to connect to
|
||||||
|
|
||||||
|
|||||||
coreaux = cdr(aux_controller.DRTIOAuxControllerBare(core.link_layer))
|
coreaux = cdr(drtio_aux_controller.DRTIOAuxControllerBare(core.link_layer))
|
||||||
setattr(self.submodules, coreaux_name, coreaux)
|
setattr(self.submodules, coreaux_name, coreaux)
|
||||||
self.csr_devices.append(coreaux_name)
|
self.csr_devices.append(coreaux_name)
|
||||||
|
|
||||||
|
|
Loading…
Reference in New Issue
There's the link on the MGT SMAs but I doubt anyone needs this. @dhslichter ?