si5324: lock timeout during satellite kasli-soc boot #285

New Issue

morgan · 2024-02-14T14:47:41+08:00

morgan commented

2024-02-14 14:47:41 +08:00

Summary

Satellite cannot boot after adding "rtio_frequency": 100e6, to kasli-soc-satellite.json at master branch.
- SD card + rtio_clock=int_100 at config.txt still have the same error.
Master Kasli-soc don't have such issue.

Error log


                     __________   __
                    / ___/__  /  / /
                    \__ \  / /  / /
                   ___/ / / /__/ /___
                  /____/ /____/_____/

                 (C) 2020-2022 M-Labs

[     0.019996s]  INFO(szl): Simple Zynq Loader starting...
[     0.025211s] DEBUG(libboard_zynq::clocks::source): Set ARM_PLL to 2000000000 Hz
[     0.007043s] DEBUG(libboard_zynq::clocks::source): Set IO_PLL to 1000000000 Hz
[     0.016262s] DEBUG(libboard_zynq::clocks::source): Set DDR_PLL to 1066666666 Hz
[     0.023617s] DEBUG(libboard_zynq::ddr): DDR 3x/2x clocks: 533333328/355555552
[     0.030703s] DEBUG(libboard_zynq::ddr): DDR DCI clock: 10062892 Hz (divisors=2*53)
[     0.042001s] DEBUG(libboard_zynq::sdio): Reset SDIO!
[     0.046948s] DEBUG(libboard_zynq::sdio): Changing clock frequency to 400000
[     0.053896s]  INFO(szl): No SD card inserted.
[     0.058232s]  INFO(szl::netboot): Preparing network for netboot
[     0.069332s]  INFO(libboard_zynq::i2c): PCA9548 detected
[     0.101095s]  INFO(szl::netboot): Network addresses: MAC=68-27-19-b4-f1-62 IPv4=192.168.1.56 
[     0.109590s] DEBUG(libboard_zynq::eth): Eth TX clock for 125000000: 999999990 / 1 / 8 = 124999998
[     0.130119s]  INFO(szl::netboot): Waiting for connections...
[     5.018813s]  INFO(szl::netboot): Received firmware load command
[     5.848211s]  INFO(szl::netboot): Firmware successfully downloaded
[     5.855262s]  INFO(szl::netboot): Received gateware load command
[    12.151640s]  INFO(szl::netboot): Preprocessing bitstream...
[    12.186620s] DEBUG(libboard_zynq::devc): Invalidate DCache for bitstream buffer
[    12.200228s] DEBUG(libboard_zynq::devc): Init preload FPGA
[    12.205692s] DEBUG(libboard_zynq::devc): Toggling PROG_B
[    12.235901s] DEBUG(libboard_zynq::devc): Waiting for done
[    12.241282s] DEBUG(libboard_zynq::devc): Init postload FPGA
[    12.246757s]  INFO(szl::netboot): Gateware successfully downloaded
[    12.252998s]  INFO(szl::netboot): Received boot command
[    12.258222s]  INFO(szl): Preparing for runtime execution
[    12.263861s]  INFO(szl): executing payload
[     0.000067s]  INFO(satman): ARTIQ satellite manager starting...
[     0.006027s]  INFO(satman): gateware ident satellite
[     0.016164s]  INFO(libboard_zynq::i2c): PCA9548 detected
[     0.530118s]  INFO(libboard_artiq::si5324): waiting for Si5324 lock...
Core 0 panic at satman/src/main.rs:775:81: cannot initialize Si5324: "Si5324 lock timeout"

## Summary - Satellite cannot boot after adding `"rtio_frequency": 100e6,` to `kasli-soc-satellite.json` at master branch. - SD card + `rtio_clock=int_100` at `config.txt` still have the same error. - Master Kasli-soc don't have such issue. ## Error log ```bash __________ __ / ___/__ / / / \__ \ / / / / ___/ / / /__/ /___ /____/ /____/_____/ (C) 2020-2022 M-Labs [ 0.019996s] INFO(szl): Simple Zynq Loader starting... [ 0.025211s] DEBUG(libboard_zynq::clocks::source): Set ARM_PLL to 2000000000 Hz [ 0.007043s] DEBUG(libboard_zynq::clocks::source): Set IO_PLL to 1000000000 Hz [ 0.016262s] DEBUG(libboard_zynq::clocks::source): Set DDR_PLL to 1066666666 Hz [ 0.023617s] DEBUG(libboard_zynq::ddr): DDR 3x/2x clocks: 533333328/355555552 [ 0.030703s] DEBUG(libboard_zynq::ddr): DDR DCI clock: 10062892 Hz (divisors=2*53) [ 0.042001s] DEBUG(libboard_zynq::sdio): Reset SDIO! [ 0.046948s] DEBUG(libboard_zynq::sdio): Changing clock frequency to 400000 [ 0.053896s] INFO(szl): No SD card inserted. [ 0.058232s] INFO(szl::netboot): Preparing network for netboot [ 0.069332s] INFO(libboard_zynq::i2c): PCA9548 detected [ 0.101095s] INFO(szl::netboot): Network addresses: MAC=68-27-19-b4-f1-62 IPv4=192.168.1.56 [ 0.109590s] DEBUG(libboard_zynq::eth): Eth TX clock for 125000000: 999999990 / 1 / 8 = 124999998 [ 0.130119s] INFO(szl::netboot): Waiting for connections... [ 5.018813s] INFO(szl::netboot): Received firmware load command [ 5.848211s] INFO(szl::netboot): Firmware successfully downloaded [ 5.855262s] INFO(szl::netboot): Received gateware load command [ 12.151640s] INFO(szl::netboot): Preprocessing bitstream... [ 12.186620s] DEBUG(libboard_zynq::devc): Invalidate DCache for bitstream buffer [ 12.200228s] DEBUG(libboard_zynq::devc): Init preload FPGA [ 12.205692s] DEBUG(libboard_zynq::devc): Toggling PROG_B [ 12.235901s] DEBUG(libboard_zynq::devc): Waiting for done [ 12.241282s] DEBUG(libboard_zynq::devc): Init postload FPGA [ 12.246757s] INFO(szl::netboot): Gateware successfully downloaded [ 12.252998s] INFO(szl::netboot): Received boot command [ 12.258222s] INFO(szl): Preparing for runtime execution [ 12.263861s] INFO(szl): executing payload [ 0.000067s] INFO(satman): ARTIQ satellite manager starting... [ 0.006027s] INFO(satman): gateware ident satellite [ 0.016164s] INFO(libboard_zynq::i2c): PCA9548 detected [ 0.530118s] INFO(libboard_artiq::si5324): waiting for Si5324 lock... Core 0 panic at satman/src/main.rs:775:81: cannot initialize Si5324: "Si5324 lock timeout" ```

morgan referenced this issue

2024-02-14 15:42:12 +08:00

Kasli-soc: add WRPLL clock recovery #282

Sign in to join this conversation.