Regression: RTIO PLL fails to lock on with external clock on zc706 drtio master #180
Labels
No Milestone
No Assignees
1 Participants
Notifications
Due Date
No due date set.
Dependencies
No dependencies set.
Reference: M-Labs/artiq-zynq#180
Loading…
Reference in New Issue
There is no content yet.
Delete Branch "%!s(<nil>)"
Deleting a branch is permanent. Although the deleted branch may exist for a short time before cleaning up, in most cases it CANNOT be undone. Continue?
With a ~400mV differential clock signal at either 100MHz or 125MHz applied to the zc706 clk p/n SMAs, the standard (non-DRTIO) QC2 image (https://nixbld.m-labs.hk/build/116261) obtains a PLL lock and boots normally but the QC2 DRTIO master (https://nixbld.m-labs.hk/build/116250) does not obtain a lock, and is stuck looping.