M-Labs/HeavyX
6
1
Fork 0
Code Issues Pull Requests Releases Wiki Activity

add __all__

Browse Source
This commit is contained in:
Sebastien Bourdeauducq 2019-05-01 17:05:19 +08:00
parent d84b172245
commit d765dfb7b9
1 changed files with 3 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
heavycomps/heavycomps/uart.py
View File

@ -2,6 +2,9 @@ from nmigen import *
from nmigen.lib.cdc import MultiReg from nmigen.lib.cdc import MultiReg
__all__ = ["RS232RX", "RS232TX"]
class RS232RX(Elaboratable): class RS232RX(Elaboratable):
def __init__(self, tuning_word): def __init__(self, tuning_word):
self.rx = Signal() self.rx = Signal()