M-Labs/HeavyX
6
1
Fork 0
Code Issues Pull Requests Releases Wiki Activity

update README

Browse Source
This commit is contained in:
Sebastien Bourdeauducq 2019-06-10 15:01:58 +08:00
parent 0bb4a0da46
commit b93ee35a7d
1 changed files with 3 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
README.md
View File

@ -3,6 +3,8 @@ HeavyX
A FPGA SoC framework embracing cutting-edge open source technologies (nMigen, Yosys, SymbiFlow, Minerva, Nix, Rust). A FPGA SoC framework embracing cutting-edge open source technologies (nMigen, Yosys, SymbiFlow, Minerva, Nix, Rust).
This is work in progress!
"Hello World" SoC demo "Hello World" SoC demo
---------------------- ----------------------
@ -38,4 +40,4 @@ Load the bitstream ``openocd -f versa.cfg -c "transport select jtag; init; svf r
Watch the UART output at 115200bps. Watch the UART output at 115200bps.
Questions, comments: https://forum.m-labs.hk/ Questions, comments: https://forum.m-labs.hk/ or IRC #m-labs on Freenode.