use Elaboratable
This commit is contained in:
parent
347e858ece
commit
a19f0784d0
@ -4,7 +4,7 @@ from nmigen.back import verilog
|
|||||||
from heavycomps import uart
|
from heavycomps import uart
|
||||||
|
|
||||||
|
|
||||||
class Top:
|
class Top(Elaboratable):
|
||||||
def __init__(self, baudrate=115200):
|
def __init__(self, baudrate=115200):
|
||||||
self.baudrate = baudrate
|
self.baudrate = baudrate
|
||||||
self.clk156_p = Signal()
|
self.clk156_p = Signal()
|
||||||
|
@ -1,7 +1,7 @@
|
|||||||
from nmigen import *
|
from nmigen import *
|
||||||
|
|
||||||
|
|
||||||
class RoundRobin:
|
class RoundRobin(Elaboratable):
|
||||||
def __init__(self, n):
|
def __init__(self, n):
|
||||||
self.n = n
|
self.n = n
|
||||||
self.request = Signal(n)
|
self.request = Signal(n)
|
||||||
|
@ -6,7 +6,7 @@ from nmigen.back.pysim import *
|
|||||||
from heavycomps import uart
|
from heavycomps import uart
|
||||||
|
|
||||||
|
|
||||||
class Loopback:
|
class Loopback(Elaboratable):
|
||||||
def __init__(self, tuning_word=2**31):
|
def __init__(self, tuning_word=2**31):
|
||||||
self.tx = uart.RS232TX(tuning_word)
|
self.tx = uart.RS232TX(tuning_word)
|
||||||
self.rx = uart.RS232RX(tuning_word)
|
self.rx = uart.RS232RX(tuning_word)
|
||||||
|
@ -2,7 +2,7 @@ from nmigen import *
|
|||||||
from nmigen.lib.cdc import MultiReg
|
from nmigen.lib.cdc import MultiReg
|
||||||
|
|
||||||
|
|
||||||
class RS232RX:
|
class RS232RX(Elaboratable):
|
||||||
def __init__(self, tuning_word):
|
def __init__(self, tuning_word):
|
||||||
self.rx = Signal()
|
self.rx = Signal()
|
||||||
self.data = Signal(8)
|
self.data = Signal(8)
|
||||||
@ -58,7 +58,7 @@ class RS232RX:
|
|||||||
return value
|
return value
|
||||||
|
|
||||||
|
|
||||||
class RS232TX:
|
class RS232TX(Elaboratable):
|
||||||
def __init__(self, tuning_word):
|
def __init__(self, tuning_word):
|
||||||
self.tx = Signal(reset=1)
|
self.tx = Signal(reset=1)
|
||||||
self.data = Signal(8)
|
self.data = Signal(8)
|
||||||
|
Loading…
Reference in New Issue
Block a user