M-Labs/HeavyX
6
1
Fork 0
Code Issues Pull Requests Releases Wiki Activity

firmware: simulable demo

Browse Source 
Run:
qemu-system-riscv32 -nographic -machine sifive_u -kernel target/riscv32imc-unknown-none-elf/release/helloworld
This commit is contained in:
Sebastien Bourdeauducq 2019-06-06 10:33:29 +08:00
parent b5ac2e7303
commit 78f67f82d3
2 changed files with 9 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
firmware/memory.x
View File

@ -1,5 +1,5 @@
MEMORY MEMORY
{ {
FLASH : ORIGIN = 0x20000000, LENGTH = 16M FLASH : ORIGIN = 0x80000000, LENGTH = 16M
RAM : ORIGIN = 0x80000000, LENGTH = 16K RAM : ORIGIN = 0x81000000, LENGTH = 16K
} }

8
firmware/src/main.rs
View File

@ -8,5 +8,11 @@ use riscv_rt::entry;
#[entry] #[entry]
fn main() -> ! { fn main() -> ! {
loop {} let foo = "hello world\n";
loop {
for c in foo.chars() {
let mem = 0x1001_3000 as *mut u8;
unsafe { *mem = c as u8 }
}
}
} }